FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE

STATEMENT BY APPLICANTS

ATTY. DOCKET NO. 174/301 APR

APPLICATION NO. 10/796,501

APPLICANTS
David Mendel et al.

CONFIRMATION NO. 3005

FILING DATE

GROUP ART UNIT

March 8, 2004 2819

SEP 3 0 ADM

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
Was	6,407,576	6/18/02	Ngai et al.	326	41		
				·			
		U.	S. PATENT DOCUM	ENTS'		I	· · · · ·
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
							- ₋ ,
		FOR	EIGN PATENT DOC	JMENTS			
EXAMINER INITIAL	DOCUMENT DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION	
				JEAGG		YES	NO
		·					
i							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	of the second space that is a second by
MJB	Jason H. Anderson and Farid N. Najm, "A Novel Low-Power FPGA Routing Switch" (2004) (unpublished, submitted to the 2004 IEEE Custom Integrated Circuits Conference, Orlando, Florida, October 3-6, 2004).
MOB	Jason H. Anderson et al., "Active Leakage Power Optimization for FPGAs", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 33-41 (February 22-24, 2004).
MB	Jason H. Anderson and Farid N. Najm, "Low-Power Programmable Routing Circuitry for FPGAs" (2004) (unpublished, submitted to the 2004 International Conference on Computer Aided Design, San Jose, California, November 7-11, 2004).
MJB	Deming Chen and Jason Cong, "Low-Power Technology Mapping for FPGA Architectures with Dual Supply Voltages", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 109-117 (February 22-24, 2004).
Mab	A. Gayasen et al., "Reducing Leakage Energy in FPGAs Using Region-Constrained Placement", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 51-58 (February 22-24, 2004).
MOB	Fei Li et al., "Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 42-50 (February 22-24, 2004).

EXAMINER Whole I have been seen as a second second

DATE CONSIDERED 8 29 06

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicants.

FORM PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 174/301	APPLICATION NO. 10/796,501	
	INFORMATION DISCLOSURE STATEMENT BY APPLICANTS		CONFIRMATION NO. 3005	
		FILING DATE March 8, 2004	GROUP ART UNIT 2819	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	CAN:
MOB	Fei Li et al., "FPGA Power Reduction Using Configurable Dual-Vdd", 2004 Design Automation Conference, San Diego, California, pp. 735-740 (June 7-11, 2004).
MOB	Arifur Rahman and Vijay Polavarapuv, "Evaluation of Low-Leakage Design Techniques for Field Programmable Gate Arrays", 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays, Monterey, California, pp. 23-30 (February 22-24, 2004).
MJB	"Mercury Programmable Logic Device Family", Data Sheet, Version 2.2, Altera Corporation, pp. 17-28 (January 2003).
	·

FYAMINER

DATE CONSIDERED

3/29/06

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation is not conformance and not considered. Include copy of this form with next communication to applicants.

Sheet _ 1_ of _ 1_ Express Mail Label No. EV619619287US FORMP 20-1449 ATTY. DOCKET NO. APPLICATION NO. **U.S. DEPARTMENT OF COMMERCE** PATENT AND TRADEMARK OFFICE 10/796,501 174/301 **INFORMATION DISCLOSURE APPLICANTS** CONFIRMATION NO. SEP 1 3 2005 **STATEMENT BY APPLICANTS** David Mendel et al. 3005 **FILING DATE GROUP ART UNIT** TRADENA 2819 March 8, 2004 **U.S. PATENT DOCUMENTS EXAMINER DOCUMENT** FILING DATE DATE NAME **CLASS SUBCLASS** NUMBER IF APPROPRIATE INITIAL 08/17/2004 6,777,978 326 38 Hart et al. **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
			·			
			•			
		FORE	IGN PATENT DOCI	JMENTS	<u> </u>	

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER What (),

DATE CONSIDERED 8 29 06

EXAMINER: Initial if citation considered whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicants.